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Abstract—Recent measurements on ultra-thin body Negative
Capacitance Field Effect Transistors have shown subthreshold
behaviors that are not expected in a classical MOSFET. Specif-
ically, subthreshold swing was found to decrease with increased
gate bias in the subthreshold region for devices measured over
multiple gate lengths down to 30 nm. In addition, improvement in
the subthreshold swing relative to control devices showed a non-
monotonic dependence on the gate length. In this paper, using
a Landau-Khanatnikov ferroelectric gate stack model calibrated
with measured Capacitance-Voltage, we show that both these
anomalous behaviors can be quantitatively reproduced with
TCAD simulations.
Index Terms—Negative Capacitance, Ferroelectric, Short
Channel Effects
I. INTRODUCTION
NEGATIVE capacitance field effect transistors (NCFET)rely on a ferroelectric gate insulator to provide an ampli-
fication of the gate signal [1]–[3]. This boost, which depends
on the capacitance matching between the ferroelectric and Si
underneath, in turn, reduces the power supply voltage require-
ments. In a properly designed MOSFET, such a boost can also
lead to a sub-thermal subthreshold swing (SS). However, the
strong function of Si capacitance with voltage and inadequacy
of available ferroelectric materials makes it difficult to obtain
a sub-thermal subthreshold swing without hysteresis [4], [5].
On the other hand, the objective of reducing supply voltage
can be achieved by improving the swing near the threshold
and this can be done without violating the condition necessary
for zero hysteresis [6]. NCFET so designed can show obvious
non-classical behaviors.
Indeed, substantially improved I-V characteristics and non-
classical subthreshold behavior have recently been observed
in Zr doped HfO2 gate stack (HZO) [7]–[11] that has a polar
order [12], [13]. Despite the same thermal processing, doping,
and MOSFET geometry (Fig. 1(a)), the HfO2 (Control) and
HZO (NCFET) gate stack devices demonstrate opposite trends
of subthreshold swing with respect to gate bias (Fig. 1(b)) [7].
Figure 2 shows that for all gate lengths (LG) at VDS=0.05V,
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Fig. 1. (a) Schematic cross-section of the SOI n-MOSFETs. Both HfO2
(Control) and HZO (NC) devices have the same geometry. (b) SS of HfO2 and
HZO devices demonstrating conventional and anomalous trend with respect
to ID , respectively. (c) Equivalent circuit diagram for understanding the
MOSFET channel barrier height in subthreshold regime.
the NCFET SS is similar to SS of the Control of the same
geometry at low drain current (ID=10pA/µm) but is lowered as
the gate bias increases. The ID at which NCFET subthreshold
swing reaches its minimum is almost 4 orders of magnitude
larger than the OFF current. In addition, the difference in
the subthreshold swing between Control and NCFET devices
(measured in the range ID=0.1nA∼1nA/µm) increases sig-
nificantly from LG=100nm to LG=50nm but decreases from
LG=50nm to LG=30nm (Fig. 3). Remarkably, these two trends
for the HZO devices cannot be explained by assuming a
“higher-κ” linear dielectric gate stack which would lead to
monotonically increasing improvement of SS as LG shrinks.
Neither are they explainable with a better interface quality
than the Control, as it would result in a constant SS reduction
over different LG. In contrast with normal dielectric theory,
these anomalies indicate that NCFET gate capacitance (Cg)
(Fig. 1(c)) is affected significantly by both VGS and LG,
of which the explanation lies in the non-linear polarization
response to the applied electric field for the HZO gate stack
layer [4], [14].
II. TCAD MODEL CALIBRATIONS
Sentaurus TCAD [15] simulator parameters are calibrated
to C-V and I-V data from [7]. For both Control and NCFET,
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Fig. 2. (a)-(d) Measured and TCAD-simulated SS-ID relations for Control
and NC n-MOSFETs of two gate lengths. Two different drain biases are
considered. Multiple devices are measured for each gate length, all of which
exhibit negligible hysteresis.
the gate insulator constitutes of a chemical oxide (8) and
2.8nm layer of HfO2 or HZO. HfO2 MOSCAP Accumulation
C-V measurements can be well matched by a 1.1 nm EOT
gate stack in the TCAD model (Fig. 4(a)). The HZO stack
demonstrates a higher capacitance which could be fitted with
very high dielectric constant for the HZO stack. However, this
would require an effective dielectric constant (>100) that is
much higher than any theoretical predictions for Hf and Zr-
based dielectric phases [16]–[20]. In addition, this hypothetical
“super-high κ” dielectric would not be able to replicate the
anomalous subthreshold behaviors that we observed. Instead,
the capacitance boost is captured by the potential amplification
effect [11], [14], [21] induced by a the presence polar phase
inside the HZO layer.
The calibrated simulation reproduces the experimentally
observed subthreshold behavior for the Control MOSFET
(Fig. 2, 3(a)). NCFETs are simulated by introducing the
Landau-Khalatnikov (LK) model for simulating the gate stack,
but non-gate-stack parameters are unchanged from the Control
devices. The LK parameters are chosen such that the Ferro-
electric in the positive capacitance (PC) region results in the
same gate stack EOT (1.1 nm) as the Control. Therefore, the
SS in the low ID (10-100pA/µm) region are matched between
Control and NCFET devices. As the gate bias is increased,
the Ferroelectric enters into the negative capacitance (NC)
region, which results in a reduced gate stack EOT of 0.9nm in
accordance with the HZO C-V. This transition from positive
to negative capacitance regime successfully captures the near-
threshold SS reduction (Fig. 2) with respect to ID as well as
the non-monotonic SS improvement trend with respect to LG
(Fig. 3(b) inset). This is discussed in more details later.
III. RESULTS AND DISCUSSIONS
Fig. 4(b) shows threshold voltage (Vt) calibration results
with tungsten work-function set to 4.6eV according to C-
30nm 50nm 70nm 100nm
Gate Length (nm)
70
75
80
85
90
95
100
105
SS
 (
m
V/
de
c)
(a) 
Con(rol (TCAD)
NCFET (TCAD)
Con(rol (meas)
NCFET (meas)
30nm 50nm 70nm 100nm
Ga(e Len (h (nm)
0
2
4
6
8
10
SS
co
nt
ro
l−
SS
N
C
 (
m
V/
de
c)
Meas)remen((b) 
2.5
3.0
3.5
4.0 TCAD
Fig. 3. (a) SS averaged over ID=0.1∼1nA/µm at VDS=0.05V for measured
and TCAD-simulated Control and NC MOSFET. Each marker presents one
device having the corresponding gate length. (b) Experimentally estimated SS
improvement for different gate lengths. Each error bar presents the estimated
mean and one standard deviation. (Inset) TCAD-modeled Improvements for
the four gate lengths.
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Fig. 4. (a) Measured and TCAD-simulated C-V for p-type doped MOS capac-
itors with HfO2 and ZHO gate stacks. (b) Constant-current (ID=10nA/µm)
threshold voltage (Vt) at VDS=0.05V for measured and TCAD-simulated
Control and NC MOSFET. Each marker represents an extraction for one
device. Experimental Vt are 0.18V larger than simulated Vt without interface
charge. The discrepancy is resolved when -0.6µC/cm2 fixed charge is added
to the Si/SiO2 interface.
V calibrations (Fig. 4(a)). Note that Control MOSFET Vt
would be underestimated by 0.18V if no net defect charges are
assumed, and this discrepancy is insensitive to geometry and
doping profiles when SS scaling trend is captured. Therefore,
the difference between the MOSCAP and MOSFET VFB is
ascribed to additional defect charges introduced by transistor
fabrication processes. A fixed charge density of -0.6µC/cm2
at the Si/SiO2 interface can not only account for the Vt shift
but also explain the small measured Vt difference between
Control and NC devices (Fig. 4(b)). The voltage drop on the
gate stack induced by the charges is less for the NCFET than
the Control because of its larger Cg , which results in a lower
Vt that is consistent with the experiments. On the other hand,
if there were no fixed charges, the NCFET Vt would be larger
than the Control Vt because of mitigated short channel effects.
Note that, the introduction of negative fixed charges into the
model is consistent with our previous work as described in
[22] where the transistor fabrication followed essentially the
exact same procedure.
Fig. 5 shows the transitions from positive to negative
capacitance region of the HZO stack. When VGS ramps up,
both ID and the external electric field on the gate stack
(Eext = QG/0) increases. The HZO polarization is directly
determined by Eext if polarization gradient energy is negligi-
ble. The QG-ID slope in the subthreshold regime is associated
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Fig. 5. (a) Extracted Q-E relation for the polar layer of the gate stack at the
mid-channel of NCFETs at VDS=50mV. For each gate length, the gate voltage
is ramped at which ID is from 0.1nA/µm to 1nA/µm. (b) Simulated relations
between drain current and (left axis) local gate charge density / (right axis)
local external electric field at VDS=0.05V for NCFETs. For each gate length,
the solid line is extracted at mid-channel gate stack region, and the dash line
is extracted at the region 15nm laterally from mid-channel toward the drain.
The white-background region corresponds to bias conditions at which the
polar layer exhibits negative capacitance, while the dark background stands
for positive-capacitance regime.
with input capacitance Cgg = ( 1Cg +
1
Cs+Cd+CQ
)−1, which
increases for reduced LG because of Cs and Cd increase. As
the device enters the negative capacitance region, a voltage
amplification ensues and drives down the subthreshold swing.
This explains why, for the NCFET, the subthreshold swing gets
steeper in the sub-threshold regime as VGS or ID increases. To
fully understand the observed anomalous behaviors, especially
the effect of LG,one needs to consider the inner fringing field
that plays a crucial role on the capacitance matching effect
[22], [23]. This field leads to the gate stack-to-source and gate
stack-to-drain capacitive coupling which reduces QG to bal-
ance the positively ionized source and drain donor charges for
n-MOSFET in subthreshold regime. When LG shrinks, mid-
channel QG corresponding to the same ID decreases because
of the increased inner fringing field. As a result, although the
mid-channel gate stack is in the negative capacitance regime
for LG from 50nm to 100nm at ID=0.1nA/µm, it remains in
the positive capacitance regime for the 30nm case (Fig. 5).
Therefore, the improvement in the subthreshold swing for
NCFETs drops for LG=30nm as shown in Fig. 3(b).
Notably, the extracted QG at which the HZO gate
stack starts to exhibit negative capacitance is approximately
0.5µC/cm2 (Fig. 5(a)). In other words, the S curve is pushed
up in the charge axis. This is a consequence of the negative
fixed charge that simultaneously explains the Vt trend for both
Control and the NCFET. The atypical response can be a result
of antiferroelectric behavior of the tetragonal phase [13] in the
HZO or a small but finite leakage that induces positive charge
trapping at the SiO2/HZO interface and effectively shifts the
S-curve [24], [25].
IV. CONCLUSION
To summarize, we developed an FE model that simultane-
ously explains (i) SS getting steeper with increasing ID in
the subthreshold regime, and (ii) non-monotonic behavior of
SS improvement with LG trends that cannot be explained
by a classical “high-κ” scaling theory. Our results show that
the capacitance matching leads to (i), while the inner fringe
field induces change in the capacitance matching in short
channel MOSFETs and leads to (ii). This model supports the
notion that Ferroelectric material optimization with appropri-
ate device design [26] to maximize near threshold capacitance
matching may lead to significant reduction in VDD.
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